Overview
About this role
We are seeking an experienced Digital Verification Engineer to lead the development of our next-generation AI / ML compute platforms.
Main Responsibilities
- Develop and execute UVM-based testbenches for complex IP and SoCs.
- Apply formal and dynamic verification techniques.
- Drive coverage analysis, regressions, and debug.
- Closely collaborate with design and architecture teams.
- Automate verification workflows (Python, Bash, Tcl).
Requirements
Master's or PhD in EE / CS.5–8+ years in digital verification (SystemVerilog / UVM).Strong scripting and simulation tool experience.Fluent English.Excellent problem-solving skills.Nice to Have
RISC-V core or SoC verification experience.Knowledge of vector / tensor compute or memory architectures.About Us
We are a fast-growing European semiconductor company developing high-performance RISC-V cores with vector / tensor acceleration and proprietary high-bandwidth memory IP.
#J-18808-Ljbffr