A leading technology company in Madrid is seeking a Senior Memory Design Engineer to design and develop efficient memory subsystem solutions. Candidates should have over 5 years of industrial experience, proven expertise in memory controller design, and proficiency in RTL design using Verilog or VHDL. Knowledge of scripting languages and revision control tools is essential. This role offers immediate consideration for qualified applicants.
#J-18808-Ljbffr
Design Engineer • Madrid, Comunidad de Madrid, España